Abstract-One of main challenges of 3D-integration is the area overhead which has two main causes: first the huge TSV diameter which is usually in the range of microns, and the second reason is the Keep-Out-Zone (KOZ) overhead due to the high induced thermal stresses during fabrication. The area overhead besides the fabrication process itself inversely affects the overall yield and fabrication cost, so the increase in area will reduce the yield and increase the fabrication cost. In this paper, the effect of KOZ overhead on the overall area, yield, and fabrication cost is investigated. Also various parameters that might change KOZ overhead are examined. We show that the share of area overhead caused by KOZ is considerably higher compared to that of TSVs. Further, the impact of KOZ is considered for obtaining more accurate estimation on W2W overall yield and fabrication cost of a 3D-IC.
I. INTRODUCTION
In recent years, with the huge advancement in IC fabrication technology, transistor dimensions keep shrinking leading to have more and more modules on the same chip. However, such shrinking creates a lot of challenges to traditional ICs (2D-ICs) to keep following Moore's law. It is because the increase in the average wire length results in larger area, as well as higher delay and power consumption [1] . TSV-based 3D integration has been proposed as a promising solution to overcome the above mentioned issues of conventional 2D integration. 3D integration introduces several advantages such as shorter interconnections, lower signal delay, higher degree of integration density, and lower mask cost. However TSVs pose multiple challenges as well. One important challenge is the large area overhead caused by the TSV and Keep-OutZone [2] . The importance of area overhead problem is that it affects inversely the overall yield and fabrication cost of the 3D chip. Therefore reducing the area overhead could enhance the most important fabrication and reliability parameters of the chip; area, yield, and fabrication cost.
Some recent techniques reduce area overhead by reducing TSV count through multiplexing [3] , serialization [4] or virtualization [5] , in order to mitigate the side effects of the TSVs. Although, the advantages of reducing TSV count on area is discussed in [3] - [5] , its influence on KOZ overhead has not been studied yet. We expect that KOZ is most likely affected by reducing TSV count due to a probable change in stress distribution across die.
While the analysis in [3] considers that KOZ is independent of TSV count, in this paper, we reintroduce the TSV-BOX concept discussed in [3] , but with more detailed analysis regarding the effect of the reduced number of TSVs on KOZ. TSV-BOX reduces the footprint area of TSVs, thus as a direct impact it improves the fabrication yield and reduces the fabrication cost as well. Using a simple 2×1 Multiplexer (MUX) in one layer (die) and a 1×2 demultiplexer (DeMUX) in the other layer of the 3D stack, the two digital signals can be transferred over one TSV instead of two, hence leading to 50% reduction in total TSV count. In the rest of this paper, section 2 is a background section detailing TSV-BOX technique and KOZ concept. Section 3 highlights sample model used in KOZ analyses. The experimental results are discussed and described as well in this section. Finally, Section 4 concludes the paper.
II. BACKGROUND

A. The TSV-BOX
As shown in Fig. 1(a,b) , the two input digital signals to be multiplexed are (V 1 ,V 2 ) while (V 1 ,V 2 ) are the two outputs which represent (V 1 ,V 2 ), respectively. The SEL signal ( Fig. 1(c) ) is used for input selection. Depending on the value of the selection signal (SEL) one of two inputs to the TSV-BOX namely, V 1 or V 2 passes through the TSV. Consequently, V 1 and V 2 at the output of the DeMUX represent V 1 and V 2 , respectively. According to the operation of the TSV-BOX (Fig. 2) , it is observable that V 2 is exactly equal to V 2 and V 1 is a delayed version of V 1 . The delay is very small equal to the period of the high pulse T H of the SEL signal.
B. Keep-Out-Zone
During the bonding process of 3D-IC fabrication, the bonding temperature can reach 300
• C [6] . Such high temperature difference induces thermal stresses in the area nearby TSVs due to the mismatch between the coefficient of thermal expansion (CTE) of copper TSVs and the surrounding substrate silicon. Due to the piezoresistivity property of silicon, the induced thermal stresses change the mobility of silicon carriers nearby the TSVs. Such change in mobility can result in timing violations in the implemented circuit. Therefore a Keep-OutZone area is proposed so that it is forbidden to implement any circuit in this area. Usually the KOZ is considered the area around TSV in which the change in mobility is more than 5% [7] . Fig. 3 shows a simple example of the KOZ (area surrounded by the white curve) around TSV exposed to ΔT=300
• C. The change in mobility depends on different parameters and constants: the first one is the transistor channel orientation around TSV. The well known channel alignments are [100] and [110] , where in the first one the channel is aligned horizontally in the X direction, and in the second one the channel is aligned with 45
• angle to X direction (Fig. 4) . The second parameter is the piezoresistivity coefficients of silicon which in turn dependant on the carrier mobility type and its concentration in silicon [8] . Finally, the most important parameter for this study is the normal stress induced nearby the TSVs due to 
temperature change. According to [7] , the percentage change in mobility along [100] channel direction is:
where σ 1 , σ 2 , and σ 3 are the X, Y, and Z components of the normal stress, while π 11 and π 12 are the piezoresistivity coefficients of silicon. If the channel direction is [110] then a transformation is required for all coefficients and parameters in Eq. 1. Hence the mobility change in [110] direction will be [7] :
where π 44 is another coefficient in the piezoresistivity matrix of silicon. 
III. 3D-IC SAMPLE MODEL AND EXPERIMENTAL RESULT A. The 3D-IC KOZ model investigated
The model used to investigate the 3D-IC thermal stress behaviour is shown in Fig. 5 . Because of the symmetry in TSV distribution only a repeated square structure of sixteen TSVs (or eight TSVs in case TSV-BOX is used) will be considered and used for simulations. Fig. 5(b) shows the same model but for the TSV-BOX with eight TSVs. The dimensions of the square structure is as follows: the length is four TSV pitches (4P) and the thickness is assumed constant at 20μm. The TSV diameter is assumed to be fixed in all experiments at 5μm. The mechanical properties assumed for silicon and copper used are stated in Table I and Table II [7] . The model is tested under temperature difference ΔT=300
• C which is the bonding temperature explained in section 2-B.
B. Experimental Results
In this section various experiments are conducted to investigate the impact of KOZ on 3D-ICs area overhead. All the experiments shown in this section are performed for [100] channel orientation. Although the same experiments are done for [110] orientation and the same conclusions have been derived, they are not shown in this paper due to the lack of space. 
1) The area overhead of KOZ:
The TSV-BOX introduced in [3] , reduces the TSV count by 50%. However, the area analyses conducted in [3] do not consider the effect of TSV count alteration on KOZ variation. Fig. 6 , shows the area overhead of KOZ and TSVs before and after TSV multiplexing using TSV-BOX for n-type transistor channels. As shown, the KOZ overhead is the largest component of the overhead. Also, it is observed that, although the TSV-BOX has reduced the TSV overhead by 50%, the reduction in TSV count has very small effect on KOZ for small P/D ratio. For high P/D ratios the situation seems better, where the reduction in KOZ overhead is almost the same as TSV overhead, i.e. as the TSV count reduces by 50%, KOZ area overhead reduces by about 50% as well. Fig. 7 verifies the previous notes on KOZ overhead, where it is clear that the KOZ overhead becomes about 50% only at P/D=3. For p-type channels oriented in [100] direction, the situation is slightly different. The KOZ overhead is comparable to the TSV overhead. However, the KOZ overhead is still large reaching about 40% of the total overhead especially for small P/D. 2) The effect of KOZ on the percentage area overhead reduction of TSV-BOX: According to the above discussion, the main advantage of the TSV-BOX which is reducing the overhead area by 50% is not completely gained, especially in n-type [100] case. This is because the behaviour of KOZ variation in relation to the reduction of TSV count is dependent on P/D ratio. Therefore the 50% area reduction will be gained only for P/D ratios at which the KOZ reduction reaches 50% as well. For simplicity we consider only the area of the sample model shown in Fig. 5 , and investigate the percentage overhead for it. The percentage overhead reduction (POR) can be expressed as:
where A T SV is the TSV cross-sectional area, and (KOZ 1 ,KOZ 2 ) are the KOZ area overhead before and after TSV multiplexing, respectively. As shown in Fig. 8 , the red curve represents the change in KOZ ratio after and before TSV multiplexing (KOZ 2 /KOZ 1 ) for various P/D ratios. As can be seen, this curve reaches 50% only when P/D is ≥3, indicating that the percentage reduction in overhead after TSV multiplexing is lower than 50% for small P/D ratios. For p-type [100] case, the situation is better, since the reduction of KOZ overhead with TSV count is always around 50% for small and high P/D ratios, as shown in Fig. 9 .
3) Yield enhancement of the TSV-BOX:
Using the previous calculations of the KOZ variation in response to the variation of P/D ratio, more accurate estimations on the overall W2W yield and fabrication cost than the ones stated in [3] can be obtained. The analysis is similar to the one in [3] but with additional consideration of KOZ variation with respect to the TSV count and pitch. According to [3] , the W2W overall yield Y W 2W can be calculated as:
where N is the number of layers of the 3D stack, Y die is the die yield and Y S,W 2W 2 is the stacking yield. Rather than the stacking yield, Y die is dependent on the die area A die [3] which in turn depends on the TSVs and the KOZ area overheads. According to the analysis of die yield done in [3] , the die area should be recalculated for more accurate estimation of the die yield taking into consideration the above mentioned facts on KOZ. The die area before and after TSV multiplexing (A die1 ,A die2 ) can be expressed as:
where A die is the area of the circuit to be designed, thus it is constant before and after TSV multiplexing, and (A OH1 ,A OH2 ) are the area overheads before and after TSV multiplexing, respectively. Both A OH1 and A OH2 can be expressed as: 8) where N T SV is the number of TSVs used, (A MUX ,A DeM U X ) are the MUX and DeMUX areas used in the TSV-BOX, respectively. Now using the previous calculation of the variation of KOZ with P/D ratio we can determine the overall yield Y W 2W in more accurate way. Fig. 10 shows the variation of the W2W overall normalized yield (Y W 2W −norm ) in response to the variation of TSV count under different P/D ratio and constant die area of 100 mm 2 . As expected the larger the TSV count, the larger will be the normalized yield. This is because for a large TSV count the overhead caused by TSVs and KOZ will be large as well compared to die area. This obviously results in a more clear reduction in area using TSV-BOX, hence the enhancement in yield will be significantly higher as well.
The effect of KOZ on the overall yield can be observed as well. As shown in Fig. 10 , the highest peak always appears for P/D=5. Since at such point, the percentage reduction in area is the most due to the minimum KOZ (Fig. 8) .
4) Fabrication cost reduction: According to [3] , the normalized overall W2W fabrication cost (C W 2W −norm ) can be calculated as: Fig. 11 shows the cost reduction for the TSV-BOX versus TSV count. Since the overall W2W normalized fabrication cost is the reciprocal of the the overall W2W normalized yield, the results of analysis on the fabrication cost is similar to what described for the overall yield. Consequently, a reduction in fabrication cost could be gained for all values of N T SV and P/D ratios. IV. CONCLUSION In this paper, an intensive Keep-Out-Zone experimental investigation was introduced. First, the effect of TSV count and pitch on KOZ was investigated. It is found that, for small P/D ratios, KOZ overhead is significantly higher than TSVs overhead. It is also observed that, TSV multiplexing techniques such as TSV-BOX can reduce the KOZ as well as TSV area overhead only for large P/D ratios, otherwise the reduction in KOZ is almost negligible. Finally, an estimation is performed to determine the overall normalized yield and fabrication cost based on the variation KOZ overhead with TSV count and pitch.
